





















	Consta Throughput	ant Va /Latency Through		ariable nput/Latency
Energy	Design Time	Non-active Modules		Run Time
Active	Logic Design Reduced V <sub>dd</sub> Sizing Multi-V <sub>dd</sub>	Clock Gating		DFS, DVS (Dynamic Freq, Voltage Scaling)
Leakage	+ Multi-V <sub>T</sub>	Sleep Transistors Multi-V <sub>dd</sub> Variable V <sub>T</sub>		+ Variable V <sub>T</sub>











	Constant Throughput/Latency		Variable Throughput/Latency	
Energy	Design Time	Non-active Modules		Run Time
Active	Logic Design Reduced V <sub>dd</sub> Sizing Multi-V <sub>dd</sub>	Clock Gating		DFS, DVS (Dynamic Freq, Voltage Scaling)
Leakage	+ Multi-V <sub>T</sub>	Sleep Transistors Multi-V <sub>dd</sub> Variable V <sub>T</sub>		+ Variable V <sub>T</sub>







Dynamic Frequency and Voltage Scaling
Intel's SpeedStep
<ul> <li>Hardware that steps down the clock frequency (dynamic frequency scaling – DFS) when the user unplugs from AC power</li> </ul>
- PLL from 650MHz $\rightarrow$ 500MHz

- CPU stalls during SpeedStep adjustment
- Transmeta LongRun

• Hardware that applies both DFS and DVS (dynamic supply voltage scaling)

- 32 levels of V<sub>DD</sub> from 1.1V to 1.6V
- PLL from 200MHz  $\rightarrow$  700MHz in increments of 33MHz
- Triggered when CPU load change is detected by software
  - heavier load  $\to$  ramp up  $V_{DD},$  when stable speed up clock lighter load  $\to$  slow down clock, when PLL locks onto new rate, ramp down  $V_{DD}$
- CPU stalls only during PLL relock (< 20 microsec)

CSE477 L26 System Power.12

Irwin&Vijay, PSU, 2002









Irwin&Vijay, PSU, 2002









	Constant		Variable		
	Throughput/	Latency	Through	hput/Latency	
Energy	Design Time	Non-active Modules		Run Time	
Active	Logic Design	Clock Gating		DFS, DVS	
	Reduced $V_{dd}$			(Dynamic	
	Sizing			Freq, Voltage	
	Multi-V <sub>dd</sub>			Scaling)	
Leakage	33	Sleep Transistors Multi-V <sub>dd</sub>			
	+ Multi-V <sub>T</sub>			+ Variable V <sub>7</sub>	
		Variable $V_{\tau}$			















